Keywords:-
Article Content:-
Abstract
Improvements in computer technologies continue to shape the presence and the future of modernization, driven by the need for faster and more efficient processing, most chip manufacturers have abandoned the single-processor system and turned attention to other hardware technologies like the multicore system. However, should the baby (single-processor system) be thrown away with the bathwater? Parallelization which defines the era of the multicore if properly exploited on single-processor systems can improve performance. This work exploits thread-level parallelism on the single processor system. This work uses thread-level parallelism to sort randomly generated grid jobs. The method randomly generates grid jobs which are then sorted into groups based on the computing requirements of the job. Using fuzzy rules, the sorting is done with a range of threads from one to eight in steps of two. For each set of sorting, the time of completion is recorded. The analysis shows that increases in the thread improve performance on the single processor system. However, as the number of jobs increases, the execution time also increases for all threads – indicating a general performance decline. The analysis also showed a steady improvement in performance as the number of threads increased from one to two and between two and four threads. However, the improvement leveled off at four threads and six threads and degraded between six threads and eight threads. This indicates that as the number of threads increases, the single processor system poses a bottleneck to performance due to context switches and other overheads. We therefore recommend that for thread-level parallelization on the single-processor systems, the number of threads should not be more than four.
References:-
References
Abraham, G. T. (2016). Group-based parallel multi-scheduling methods for grid computing. Coventry University.
Abraham, G. T., James, A., & Yaacob, N. (2015a). Group-based Parallel Multi-scheduler for Grid computing. Future Generation Computer Systems, 50, 140–153.
https://doi.org/10.1016/j.future.2015.01.012
Abraham, G. T., James, A., & Yaacob, N. (2015b). Priority-grouping method for parallel multi-scheduling in Grid. Journal of Computer and System Sciences, 81(6), 943–957.
https://doi.org/10.1016/j.jcss.2014.12.009
Abraham, G. T., Osaisai, E. F. and, & Dienagha, N. (2021a). Parallel Scheduling of Grid Jobs on Quadcore Systems Using Grouping Methods. Asian Journal of Research in Computer Science, 8(4), 21–34. https://doi.org/10.9734/ajrcos/2021/v8i430207
Abraham, G. T., Osaisai, E. F., & Dienagha, N. S. (2021b). Parallel scheduling of grid jobs on quadcore systems using grouping methods. Asian Journal of Research in Computer Science, 8(4), 21–34.https://doi.org/10.9734/AJRCOS/2021/v8i430207
Agarwal, Amit. , & K. Padam. (20011). Multidimensional Qos oriented task scheduling in grid environments. International Journal of Grid Computing & Applications (IJGCA), 2(1), 28–37.
Amdahl, G. M. (1967). Validity of the single processor approach to achieving large-scale computing capabilities. AFIPS Conference Proceedings - 1967 Spring Joint Computer Conference, AFIPS 1967, 483–485.
Asanovic, K., B. R., D. J. , K. T. , K. K. , K. J. , and Y. K. (2009). A View of the Parallel Computing Landscape. Communications of the ACM, 52(10), 56–67.
Bae, Y., Park, S., Circuits, I. P.-I. J. of S.-S., & 2003, undefined. (2003). A single-chip programmable platform based on a multithreaded processor and configurable logic clusters. Ieeexplore.Ieee.OrgYD Bae, SI Park, IC ParkIEEE Journal of Solid-State Circuits,2003•ieeexplore.Ieee.Org,38(10). https://doi.org/10.1109/JSSC.2003.817259
Barthel, K. U., H. N., J. K., & S. K. (2023). Improved evaluation and generation of grid layouts using distance preservation quality and linear assignment sorting. Computer Graphics Forum, 42(1), 261–276.
Bridges, M. J., Vachharajani, N., Zhang, Y., Jablin, T., & August, D. I. (2008). Revisiting the sequential programming model for the multicore era. IEEE Micro, 28(1), 12–20.
https://doi.org/10.1109/MM.2008.13
Chen, Y. K., D. E., L. R., H. M. J., & Y. M. M. (2002, December). Evaluating and improving performance of multi-media applications on simultaneous multithreading architectures. IEEE International Conference on Parallel and Distributed Systems.
Coleman, J., & M.-P. O. (2022). Robotic Sorting on the Grid. In Proceedings of the 23rd International Conference on Distributed Computing and Networking, 26–30.
Debbi, A. E., H. A. F., & B. H. (2019). Would it be Profitable Enough to Re-adapt Algorithmic Thinking for Parallelism Paradigm? 2nd International Conference on New Trends in Computing Sciences (ICTCS), 1–6.
Eck, D. J. (2021). Introduction to programming using Java.
https://biblioteca.unisced.edu.mz/handle/123456789/1574
El-Moursy, A., G. R., A. D. H., & D. S. (2005). Partitioning multi-threaded processors with a large number of threads. In IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005. . 112–123.
Foster, I. (2000). Internet computing and the emerging grid. Nature Web Matters, 7.
Foster, I., & Kesselman, C. (1999). “The Grid: Blueprint for a new computing infrastructure.” Morgan Kaufmann.
Haji, L. M. , Z. S. R. , A. O. M. , S. M. A. , S. H. M. , & A. A. (2021, June). Performance Monitoring for Processes and Threads Execution-Controlling. In (pp. 161-166). IEEE. International Conference on Communication & Information Technology (ICICT).
Inoue, Hiroshi. , T. Moriyama. , H. K. and T. N. (2007). AA-sort: A new parallel sorting algorithm for multicore SIMD processors. 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007), 189–198.
Kalla, R. , S. B. , & T. J. M. (2004). IBM Power5 chip: A dual-core multithreaded processor. IEEE Micro, 24(2), 40–47.
Kobra, E. & N. P. M. (2007). A min-min max-min selective algorithm for grid task scheduling. In 2007 3rd IEEE/IFIP International Conference, 1–7.
Kristo, A. , V. K. , Ç. U., M. S., & K. T. (2020). The case for a learned sorting algorithm. . 2020 ACM SIGMOD International Conference on Management of Data, 1001–1016.
Lacoe, R. C. (2008). Improving integrated circuit performance through the application of hardness-bydesign methodology. IEEE Transactions on Nuclear Science, 55(4), 1903–1925.
Madriles, C., López, P., Codina, J. M., Gibert, E., Latorre, F., Martinez, A., Martinez, R., & Gonzalez, A. (2009). Boosting single-thread performance in multi-core systems through fine-grain multithreading. ACM SIGARCH Computer Architecture News, 37(3), 474–483.
https://doi.org/10.1145/1555815.1555813
McCool, M. D. (2008). Scalable programming models for massively multicore processors. . Proceedings of the IEEE, 96(5), 816–831.
Nair, R. (2002). Effect of increasing chip density on the evolution of computer architectures. IBM Journal of Research and Development, 46(2.3), 223–234.
Nasir, S., Shah, M., Mahmood, A. K., Kamil, A., Mahmood, B., Oxley, A., & Zakaria, M. N. (2012). QoSbased performance evaluation of grid scheduling algorithms. Ieeexplore.Ieee.OrgSNM Shah, AKB Mahmood, A Oxley, MN Zakaria2012 International Conference on Computer & Information Science, 2012•ieeexplore.Ieee.Org. https://doi.org/10.1109/ICCISci.2012.6297118
Norollah, A. , D. D. , B. H. , & F. M. (2019). RTHS: A low-cost high-performance real-time hardware sorter, using a multidimensional sorting algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(7), 1601–1613.
Olukotun, K., Nayfeh, B. A., Hammond, L., Wilson, K., & Chang, K. (1996). The case for a single-chip multiprocessor. SIGPLAN Notices (ACM Special Interest Group on Programming Languages), 31(9), 2–11. https://doi.org/10.1145/248209.237140
Pandey, R., & B. N. (2019, March). Understanding the role of parallel programming in multi-core processor based systems. In Proceedings of 2nd International Conference on Advanced Computing and Software Engineering (ICACSE).
Prabhu, M. K., & O. K. (2003). Using thread-level speculation to simplify manual parallelization. The Ninth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 1–12.
Rajeswari, D. , P. M. , & S. J. (2019). Computational grid scheduling architecture using MapReduce model-based non-dominated sorting genetic algorithm. Soft Computing, 23(18), 8335–8347.
Schauer, B. (2008). Discovery Guides Multicore Processors - A Necessity. In ProQuest discovery guides. http://www.netrino.com/node/91
Sharif, K. H. , Z. S. R. , H. L. M. , & Z. R. R. (2020). Performance measurement of processes and threads controlling, tracking and monitoring based on shared-memory parallel processing approach. 2020 3rd International Conference on Engineering Technology and Its Applications (IICETA), 62–67.
Sirhan, N. N. (2020). Multi-core processors: concepts and implementations. Available at SSRN 3628131.
Sprangle, E., & Carmean, D. (2002). Increasing processor performance by implementing deeper pipelines. Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA, 25–34. https://doi.org/10.1145/545214.545219
Sprangle, E., News, D. C.-A. S. C. A., & 2002, undefined. (2002). Increasing processor performance by implementing deeper pipelines. Dl.Acm.Org. https://dl.acm.org/doi/abs/10.1145/545214.545219
Stone, J. E., G. D., & S. G. (2010). OpenCL: A parallel programming standard for heterogeneous computing systems. Computing in Science & Engineering, 12(3), 66.
Ungerer, T. , R. B. , & Š. J. (2002). Multithreaded processors. The Computer Journal, 45(3), 320–348.
Vachharajani, N., Iyer, M., Ashok, C., Vachharajani, M., August, D. I., & Connors, D. (2005). Chip multiprocessor scalability for single-threaded applications. ACM SIGARCH Computer Architecture News, 33(4), 44–53. https://doi.org/10.1145/1105734.1105741
Valencia, D., & A. A. (2019). A real-time spike sorting system using parallel OSort clustering. . IEEE Transactions on Biomedical Circuits and Systems, 13(6), 1700–1713.
Valencia, D., biomedical, A. A.-I. transactions on, & 2019, undefined. (n.d.). A real-time spike sorting system using parallel OSort clustering. Ieeexplore.Ieee.Org. Retrieved November 14, 2023, fromhttps://ieeexplore.ieee.org/abstract/document/8869918/
Vasanth, K., Sindhu, E., Microsystems, R. V.-M. and, & 2019, undefined. (n.d.). VLSI architecture for Vasanth sorting to denoise image with minimum comparators. Elsevier. Retrieved November 14, 2023,fromhttps://www.sciencedirect.com/science/article/pii/S0141933119302522
Wang, P. H., Collins, J. D., Chinya, G. N., Jiang, H., Tian, X., Girkar, M., Yang, N. Y., Lueh, G. Y., & Wang, H. (2007). EXOCHI: Architecture and programming environment for a heterogeneous multi-core multithreaded system. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 156–166. https://doi.org/10.1145/1250734.1250753
Wellein, G. , Z. T. , H. G. , & D. S. (2006). On the single processor performance of simple lattice Boltzmann kernels. Computers & Fluids, 35(8–9), 910–919.
Wieczorek, M. , H. A. , P. R. (2009). Towards a general model of the multi-criteria workflow scheduling on the grid. Future Generation Computer Systems, 25(3), 237–256.
Zhong, H., L. S. A., & M. S. A. (2007). Extending multicore architectures to exploit hybrid parallelism in single-thread applications. IEEE 13th International Symposium on High-Performance Computer Architecture, 25–36.